

Claim 1

Sub A

12. A microprocessor having a plurality of components which are selected from registers, arithmetic logic units, memory, input/output circuits and other similar components commonly found in microprocessors, whereby said plurality of components are interconnected in a manner which allows connection between some of the components to be varied under program control.

13. The microprocessor as claimed in claim 1, wherein said plurality of components are interconnected on a grid whereby each of said plurality of components can be switched under program control to be connected to a predetermined selection of one or more of said plurality of components.

14. The microprocessor as claimed in claim 2, further including a grid connector which provides logic for interconnecting a predetermined one or more of said plurality of components with one or more components of said plurality of components on said grid.

15. 18. The microprocessor as claimed in claim 1, wherein said plurality of components are interconnected on a grid whereby each of said plurality of components can be switched under program control to be connected to a predetermined selection of one or more of said plurality of components, an instruction set decoder for interpreting the instruction set of said microprocessor into timed signals to said components, a clock for timing operations of said microprocessor and a grid connector which provides logic for interconnecting a predetermined one or more of said plurality of components with one or more components of said plurality of components on said grid.

20. 25. The microprocessor as claimed in claim 2, further including at least one further grid of a plurality of further components which are selected from registers, arithmetic logic units, memory, input/output circuits and other similar components commonly found in microprocessors, said at least one further grid of a plurality of further components whereby at least a part of said grid is coupled to at least a part of said at least one further grid.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99